

Power Supply V4

Review document

Power Supply V4

Dioskouroi III

Assembly document of all modules. Nothing to review here.

Castor II

PCB and schematics of Castor II, the power supply's 2.4GHz WiFi module. Same design as last year.

HV Power Module

PCB and schematics of the high-voltage power module.

Two 24V buck-boosts were implemented instead of one boost and one buck-boost this year. The converter schematics remains the same. Additionally, an ideal diode was added to the output and a DAC changes the feedback loop's reference to reprogram the output voltage if necessary. Please review the PCB, IdealDiode and DAC.

LV Power Module

PCB and schematics of the low-voltage power module.

A dual buck controller that nominally provides 5V/15V is used. The converter's design is the same as last year. The PCB however has completely been redesigned.


Pollux III

PCB and schematics of the power supply's motherboard.

A STM32H7 monitors the power supplies through power monitors and temperature sensors.


As space allowed, an IMU, a touch-screen and an audio amplifier were also added to the board.

If you can, please review the PCB, Controller, IMU, AuxiliaryPowerSupply, Display and Audio. Some footprints still need to be updated though.







Castor II





WiFi Module




Title		
Control Module Top Level		
Size	Number	Revision
A4	1	1
Date:	4.04.2023	Sheet of EPFL Xplore
File:	\\.\TopLevel.SchDoc	Drawn By: Arion Zimmermann




Title Power Supply Controller		
Size A4	Number 1	Revision 7
Date: 4.04.2023	Sheet of DC/DC converters	
File: \\.\Controller.SchDoc	Drawn By: Arion Zimmermann	





Title Control Module USB Controller		
Size A4	Number 1	Revision 1
Date: 4.04.2023	Sheet of EPFL Xplore	
File: \\.\USB.SchDoc	Drawn By: Arion Zimmermann	




Title		
Control Module Interconnect		
Size	Number	Revision
A4	1	1
Date:	4.04.2023	Sheet of EPFL Xplore
File:	\\.\Interconnect.SchDoc	Drawn By: Arion Zimmermann











HV Power Module


Buck-boost regulators





J2 is an audio jack connector to synchronize multiple instances of the buck-boost controllers (for redundancy and parallelizing power supplies).




Not found is a 80mA LDO to power the digital isolators and the DAC.



Not found is a digital isolator used between the IO pins of the connector to the controller/diode logic.




Buck-boost top-level with ideal diodes.




Here, a DAC injects current into the feedback loop of the DC/DC converters.
Feedback reference: 0.8V
The voltage span is $(R7+R3)/R20 \cdot 0.8V$

Title High-voltage Power Module (Nominal voltages: 24V/24V)		
Size A4	Number 1	Revision 1
Date: 4.04.2023	Sheet of EPFL Xplore	
File: \\.\Module.SchDoc	Drawn By: Arion Zimmermann	



Title Ideal Diode		
Size A4	Number 1	Revision 1
Date: 4.04.2023	Sheet of EPFL Xplore	
File: \\.\IdealDiode.SchDoc	Drawn By: Arion Zimmermann	




Title Isolated Digital-to-Analog Converter		
Size A4	Number 1	Revision 1
Date: 4.04.2023	Sheet of EPFL Xplore	
File: \\.\DAC.SchDoc	Drawn By: Arion Zimmermann	

1

2

3


4




This power stage implements a typical synchronous buck-boost topology. The left part bucks the input voltage, whereas the right part boosts it. Large input/output capacitances ensures that the control system PID remains stable.

V_{IN} = 15V
R_{uv2} = 100k
R_{uv1} = 8.8k
D_{Vhys} = 350mV

Very efficient buck-boost controller, with included bootstrap diodes and operating at a 150kHz frequency. An undervoltage protection ensures that not too much "boost" is requested to the PID.



$f_{sw} = 150kHz$
 $R_t = 316k$



PID coefficients tuned through LTPowerCAD.


Title		
Power Module Buck-Boost Converter (Nominal 20V:30V -> 24V)		
Size	Number	Revision
A4	1	1
Date:	4.04.2023	Sheet of EPFL Xplore
File:	\\.\Converter.SchDoc	Drawn By: Arion Zimmermann


1


2


3

4











LV Power Module



Buck regulators




PS1 is a 80mA LDO to power the digital isolators and the DAC.



IC5 is a digital isolator used between the IO pins of the connector to the controller/diode logic.







Dual buck top-level with ideal diodes.




Here, a DAC injects current into the feedback loop of the DC/DC converters.
Feedback reference: 1.2V
The voltage span is $(R7+R3)/R20 \cdot 0.8V$


Title		
Low-voltage Power Module (Nominal voltages: 5V/15V)		
Size	Number	Revision
A4	1	1
Date:	4.04.2023	Sheet of EPFL Xplore
File:	\\.\Module.SchDoc	Drawn By: Arion Zimmermann




Title		
Power Module LTC3892 Dual Buck Converters (24V --> 5V / 15V)		
Size	Number	Revision
A4	1	1
Date:	4.04.2023	Sheet of EPFL Xplore
File:	\\.\Converter.SchDoc	Drawn By: Arion Zimmermann





Title Isolated Digital-to-Analog Converter		
Size A4	Number 1	Revision 1
Date: 4.04.2023	Sheet of EPFL Xplore	
File: \\.\DAC.SchDoc	Drawn By: Arion Zimmermann	




Title Ideal Diode		
Size A4	Number 1	Revision 1
Date: 4.04.2023	Sheet of EPFL Xplore	
File: \\.\IdealDiode.SchDoc	Drawn By: Arion Zimmermann	












Pollux III

Motherboard





Zener diode to prevent over-voltages above 33V and reverse voltage conditions. This high-current diode is supposed to trigger the input circuit breaker before burning.




CAN bus connectors. 120 Ohm bus terminators must be externally provided.


V IN



Connectors for the LV/HV power modules.




Auxiliary 3.3V/5V COTS power supplies.



Trivial 1/30 voltage dividers.



Easter egg. Don't ask why. Just ask why not.



Connector to the Castor WiFi module.

CU
ControlUnit.SchDoc

LV_CTRL

SPI1

HV_CTRL

SPI2

SPI3

SPI4

SPI5

SPI6

DISP

CANH
CANL

SDA

SCL


SBUS[6..0]

Main controller.


LVA




LVB




HVA




HVB









V IN



V IN




Analog Front Ends are used to measure the current into a given voltage rail.




Power connectors. Barrel jacks and XT60s.







Title Pollux III Top Level		
Size A4	Number 1	Revision 1
Date: 4.04.2023	Sheet of EPFL Xplore	
File: \\.\TopLevel.SchDoc	Drawn By: Arion Zimmermann	









Title Interface to the Power Modules			
Size A4	Number 1	Revision 1	
Date:	4.04.2023	Sheet of	EPFL Xplore
File:	\\.\ModuleCarrier.SchDoc	Drawn By:	Arion Zimmermann




Title Interface to the Power Modules			
Size A4	Number 1	Revision 1	
Date:	4.04.2023	Sheet of	EPFL Xplore
File:	\\.\ModuleCarrier.SchDoc	Drawn By:	Arion Zimmermann




Title		
Control Unit Top Level		
Size	Number	Revision
A4	1	1
Date:	4.04.2023	Sheet of EPFL Xplore
File:	\\.\ControlUnit.SchDoc	Drawn By: Arion Zimmermann




Title			
Digital Signal Processor (STM32H750VBT6)			
Size	Number	Revision	
A4	1	1	
Date:	4.04.2023	Sheet of	EPFL Xplore
File:	\\.\Controller.SchDoc	Drawn By:	Arion Zimmermann




Title IMU		
Size A4	Number 1	Revision 1
Date:	4.04.2023	Sheet of EPFL Xplore
File:	\\.\IMU.SchDoc	Drawn By: Arion Zimmermann




Title		
Flash Memory		
Size	Number	Revision
A4	1	1
Date:	4.04.2023	Sheet of EPFL Xplore
File:	\\.\Flash.SchDoc	Drawn By: Arion Zimmermann



Title		
CAN Bus Controller		
Size	Number	Revision
A4	1	1
Date:	4.04.2023	Sheet of EPFL Xplore
File:	\\.\CAN.SchDoc	Drawn By: Arion Zimmermann




Title			
1/30 Stable Voltage Divider			
Size	Number		Revision
A4	1		1
Date:	4.04.2023	Sheet of	EPFL Xplore
File:	\\.\DIV30.SchDoc	Drawn By:	Arion Zimmermann




SPI delta-sigma power monitor with embedded temperature sensor. 16-bits. 160mV full-scale. Maximum sensed current: 40A (shunt thermal limit)



Title Power Monitor			
Size A4	Number 1	Revision 1	
Date:	4.04.2023	Sheet of	EPFL Xplore
File:	\\.\AnalogFrontEnd.SchDoc	Drawn By:	Arion Zimmermann




Title LED Driver		
Size A4	Number 1	Revision 1
Date: 4.04.2023	Sheet of EPFL Xplore	
File: \\.\LED.SchDoc	Drawn By: Arion Zimmermann	




Title Power Connector			
Size A4	Number 1		Revision 1
Date:	4.04.2023	Sheet of	EPFL Xplore
File:	\\.\PowerConnector.SchDoc	Drawn By:	Arion Zimmermann




Title Auxiliary Power Supplies			
Size A4	Number 1	Revision 1	
Date:	4.04.2023	Sheet of	DC/DC converters
File:	\\.\AuxiliaryPowerSupply.SchDoc	Drawn By:	Arion Zimmermann





Title		
Interface to the Touch-Screen		
Size	Number	Revision
A4	1	1
Date:	4.04.2023	Sheet of EPFL Xplore
File:	\\.\Display.SchDoc	Drawn By: Arion Zimmermann





Title Audio Amplifier		
Size A4	Number 1	Revision 1
Date: 4.04.2023	Sheet of EPFL Xplore	
File: \\.\Audio.SchDoc	Drawn By: Arion Zimmermann	











C17

S1

C36

LED2

IC4_AFE5

IC4_AFE2

IC1

C35

R18

R16

R17

C3

R6

R8

R7

J4

U1

IC1

C19

C4

C2

IC5

J10

IC4_AFE6

C31

J5

Y

C13

C11

IC4_AFE1

C21

IC2

C32

D2

R19

PS1

J2

R13

R14

U3

R21

R15

S2

R22

C30

C29

C25

IC3

C1

R9_D

R10_D

C18

C16

C14

C10

C8

C12

C6

IC4_AFE3

J14


C15

IC4_AFE4

J14

F1_HV

F1_LV



J13_LV

J13_HV

R11_AFE5

R11_AFE2

R11_AFE6

R11_AFE4

R11_AFE1

R11_AFE3

D1